1. Assertion (A): An instruction cycle consists of fetch and execute cycles.Reason (R): Fetch cycle has one machine cycle but execute cycle may have one or more machine cycles depending on length of instruction.
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use