1. Figure shows four D type FFs are connected as a shift register using an XOR gate. The initial state and 3 subsequent states for 3 clock pulses are also givenThe state QA QB QC QD after the 4th clock pulse is
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use