1. How can parallel data be taken out of a shift register simultaneously?





Write Comment

Type in
(Press Ctrl+g to toggle between English and the chosen language)

Comments

Tags
Show Similar Question And Answers
QA->A storage area used to store data to compensate for the difference in speed at which the different units can handle data is:....
QA->Number of satellites required to cover the entire surface of the earth simultaneously is :....
QA->Celerio is the First Indian Auto Gear Shift car introduced by which car company ?....
QA->In which transmission are sound and video signals transmitted simultaneously?....
QA->Whichstate government has removed restriction on night shift for women in allsectors to provide gender equality?....
MCQ->Read the following statements as regards register pairs in microprocessor 8085B represents B, C pair with B as high order register and C as low order register.D represents D, E pair with D as high order register and E as low order register.H represents H, L pair with H as high order register and L as low order register. Which of the above statements are correct?....
MCQ-> Read the following information carefully and answer the questions given below:P, Q, R, S, T, V and Z are seven employees of call centre. They work in three shifts-I, II and III, There is at least one and not more than three among them in any of these shifts. Each of them get one day off in every week from Monday to Sunday. Q works with only T in shift II and his weekly off is immediate to the next day of the off day of P, S has weekly off on Sunday and he is not in the same shift with either R or Q. P is in shift I with R whose off day is immediate after Q and immediately before T. V’s off day is immediately after T but not on Saturday. The employees having off day on Friday works in shift III and that on a Saturday does not work with TZ does not work either in shift II or in shift III.In which shift do three of them work ?
 ....
MCQ->Assertion (A): In a parallel in-serial out shift register data is loaded one bit-at a timeReason (R): A serial in-serial out shift register can be used to introduce a time delay.

....
MCQ->In following figure, the initial contents of the 4-bit serial in parallel out, right shift, shift register as shown in figure are 0110. After 3 clock pulses the contents of the shift register will be....
MCQ->The initial contents of the 4 bit serial in parallel out right shift, shift register shown in figure is 0110. After three clock pulses are applied, the contents of the shift register will be....
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use
DMCA.com Protection Status Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions