<<= Back Next =>>
You Are On Multi Choice Question Bank SET 1260

63001. If a 10-bit ring counter has an initial state 1101000000, what is the state after the second clock pulse?





63002. How much storage capacity does each stage in a shift register represent?





63003. When the output of a tristate shift register is disabled, the output level is placed in a:





63004. One of the stages in a register consists of a latch.



63005. There are several ways to construct a stepper motor to achieve digitally controlled stepping action. One possibility is to construct four stator coils set up as four pole pairs, each 45° apart and using three ferromagnetic pairs spaced 60° apart.



63006. A parallel load operation is asynchronous, so it is not dependent on the clock.



63007. A ferromagnetic material is one that forms a resistance to magnetic fields.



63008. A counter has a specified sequence of states, but a shift register does not.



63009. In a 74164 8-bit shift register, in order for the parallel data output to be synchronously loaded on the negative clock edge, the parallel enable input is LOW.



63010. Practically every possible load, shift, and conversion operation is available in a shift register IC.



63011. Using separate serial inputs for shifting left or shifting right is a major difference between the 74194 and other shift registers.



63012. Parallel load means to load all flip-flops at the same time.



63013. The ring and Johnson shift counters are uncommon circuits that are similar to synchronous counters.



63014. A stepper motor makes its rotation in smooth continuous motion.



63015. A universal shift register has both serial and parallel input and output capacity.



63016. The storage capacity of a register makes it an important type of memory.



63017. The 74194 4-bit bidirectional universal shift register has a wide range of applications.



63018. To transmit parallel data over a serial cable, the data must first go through data conversion to the serial format.



63019. A ring counter is a register in which a certain pattern of 1s and 0s is continuously outputted in parallel.



63020. Bidirectional means having two states.



63021. Eight states are in an 8-bit Johnson counter sequence.



63022. A stage is two storage elements in a register.



63023. When is LOW, the data are shifted one bit per clock pulse.



63024. Assume a LOW logic level is placed on the SHIFT/LOAD input of a 74195 shift register. The output will change ________.





63025. A type of shift register in which the Q or Q output of one stage is not connected to the input of the next stage is ________.





63026. A Johnson counter, constructed with N flip-flops, has how many unique states?





63027. A type of shift register that requires access to the Q outputs of all stages is ________.





63028. An 8-bit serial in/parallel out shift register is clocked at 4 MHz and is used to delay a serial digital signal by 1.25 s. The output that has the proper delay is ________.





63029. A 4-bit ring counter is loaded with a single 1. The frequency of any given output is ________.





63030. Shifting a binary number to the left by one position is equivalent to ________.





63031. Assume a 4-bit Johnson counter is initially cleared. After the first clock pulse the output is 0001. After the next clock pulse the output will be ________.





63032. Assume a 4-bit parallel in/serial out shift register is loaded with a binary number. How many clock pulses are required after the parallel load has occurred before the first bit in the sequence appears on the serial output line?





63033. Assume an 8-bit serial in/parallel out shift register needs to be cleared but has no clear input. How many clock cycles are required before a zero applied to the input appears on the QH output?





63034. On the fifth clock pulse, a 4-bit Johnson sequence is Q0 = 0, Q1 = 1, Q2 = 1, and Q3 = 1. On the sixth clock pulse, the sequence is ________.





63035. The bit sequence 0010 is serially entered (right-most bit first) into a 4-bit parallel out shift register that is initially clear. What are the Q outputs after two clock pulses?





63036. What is a shift register that will accept a parallel input, or a bidirectional serial load and internal shift features, called?





63037. On the third clock pulse, a 4-bit Johnson sequence is Q0 = 1, Q1 = 1, Q2 = 1, and Q3 = 0. On the fourth clock pulse, the sequence is ________.





63038. A bidirectional 4-bit shift register is storing the nibble 1101. Its input is HIGH. The nibble 1011 is waiting to be entered on the serial data-input line. After three clock pulses, the shift register is storing ________.





63039. Why is parallel data transmission preferred over serial data transmission for most applications?





63040. Determine if diodes D1 and D2 in the given figure are forward or reverse biased.





63041. With surface-mount technology (SMT), the devices should:





63042. To forward bias a diode, a ________ potential is needed on the ________ and a ________ is needed on the ________.



63043. Why, in most applications, are transistor switches used in place of relays?





63044. How long will it take to serially transmit the hexadecimal number C316 if the clock frequency is 1.5 MHz?





63045. What is the output voltage from the circuit in the given figure?





63046. The family of logic that is composed of bipolar junction transistors is ____.





63047. What can a relay provide between the triggering source and the output that semiconductor switching devices cannot?





63048. Determine the output voltage Vout for the circuit in the given figure.





63049. The serial format for transmitting binary information uses:





63050. Which device(s) have almost ideal ON and OFF resistances?





<<= Back Next =>>
Terms And Service:We do not guarantee the accuracy of available data ..We Provide Information On Public Data.. Please consult an expert before using this data for commercial or personal use
DMCA.com Protection Status Powered By:Omega Web Solutions
© 2002-2017 Omega Education PVT LTD...Privacy | Terms And Conditions